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INTRODUCTION 
On-board computers are now successfully being flown for the first time in 
unmanned spacecraft, such as the P1aE;ma Statistical and the Autocorrelation 
computers aboard Explorer MLXIV. Although these machines a r e  special pur- 
pose in nature, they herald the beginning of what might be termed the %pace- 
borne computer revolution. ‘I  ! 
0 .  
At the outset of this revolution two schools of thought have emerged. One 
school favors the use of super redundant, “highly reliable, 
processors to control and process an entire spacecraft. The opposing school 
favors the development of small yet flexible, low power, data processors where 
the ratio of processors to experiments in any given spacecraft is equal to o r  
greater than I. Large Scale Integration (MI) utilizing complementary MOS 
technology is making the development of such s m d l  programmable processors 
large central data 
possible. 
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There are two major advantages in using one or  more sinal1 processors per 
emeriment. One advantage is the ease of interfacing onc experiment with its 
O w n  processor, compaxd to the interfacing of many experinients with a central 
processor. Having his own processor permits the experimenter freedom to fly 
\ 
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on different missions without having to go through tho difficulty of interfacing 
with each unique spacecraft pToceBBor, since only one experiment to processor 
interface need be done. While interfacing with telemetry cannot be avoided, no- 
where does it  compare with the problems of interfacing with a central processor. 
Reliability is another advantage. With ‘a collectim of smal! processors, a 
failure does not jeopardize the entire mission of the spacecraft, since the proc- 
essors a r e  decentralized. Near and deep space missions of the past have sur- 
vived failures of individual experiments, so too advanced missions of the future 
should survive failures of individual processors. 
PARALLEL ULTRA LOW POWER PROCESSOR 
PULPP (Parallel Uitra LOW Power Processor) is a representative &ample 
of the school favoring small programmable decentralized processors. However, 
three factors set PULPP in a unique class from other data processing systems. 
A.  Four flexible, general purpose LSI arrays constitute the system’s basic 
building blocks. 
B. Each array is complete with its own encoded instruction set including 
all the required control. 
Each array will be low power in nature with operating powers measured 
in the low milliwatts and standby powers measured below 5 microwatts. 
C .  
The four LSI arrays can be described as: 
A. a 288 bit scratch pa6 memory 
B. a 16 stage parallel processor 
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C. 
D. 
a 288 bit read only memory 
a 16 stage input-output meniory buffer. 
Highlights as to the nature of each of these arrays will be given, including an 
exzmple of how they can be combined into a 6 chip PULPP system capable of 
programmed data formatting. 
Scratch Pad Memory Array 
Westinghouse Defense and Space Center has successfdly devdopcd a 288 bit 
complementary MOSFET scratch pad memory2 for use in PULPP. This nleniory 
consists of 2600 active devices (98,000 devices per square inch). The scratch 
pad memory is a self contained system since the memory, address, and control 
circuits are integrated on the same 200mil square array.  Access time to o r  
from the memory is 5 microseconds. 
A block diagram (Figure 1) of the memory shows that only 20 leads a r e  re- 
quired. Access to and from the memory on the same 18 data lines mtlres pos- 
sible the low lead count. 
Parallel Processor Array 
T 
A program has been initiated to develop a 1G atage parallel processor (Fig- 
u re  2). Development of this 1500 active device a r ray  will require the latcst 1,Si 
technological advances in the areas of inask malcing and interconnection. 
The parallel processor has an instruction repertoire of 26 unique operations, 
making it an extremely flexible device. Some of the major insti-uctions include 
parallel load and output; right, left;, and cyclic shift; aiid, subsli-act, AND; OR; 
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An effort has been made t.0 reduce tho lead cowit both from an cxlel-liiil intcr- 
conncct and reliability point of view. For oxample, fivo lcads are only rccjuircd 
for the instruction set and sixteen leads for  parallel access. The remaining lcads 
I ,  
arc n n n l l r  auyLth . ed for serial access, arithmuiic iutiicstors, tiiniiig, power' and coii- 
ditional operation. 
Read Only Memory Array 
A concurrent program has also been initiated to develop a monolithic 288 bit 
read only memory which can be programmed by the user after it has bcen paclr- 
aged. Such memories are extremely useful for spacecraft applications since 
power is not required for memory retention. Again the memory will be self- 
contained with all the addressing and control circuitry integratcd with the m e m -  
ory in the same array.  
Buffer Array 
The buffer register shown in Figure 3 is a 16 bit memory which has the fol- 
lowing propertie6. Data may be loaded o r  unloaded from either side. Data. may 
also be loaded from one side and outputed froni the other with the option to store 
or not store the data. The 7 possible operations a r e  controlled by 3 encoded in- 
struction lineL. The total lead count for this 1 6  stage buffer is 37 due to the ac- 
cessibility from either side of the buffer. Since the buffer requires only 420 
active elements, its development has bcen held tip i n  preference to thc psi-allcl 
processor and read only memory, which a r e  m o m  powerful arrays.  
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6 CHIP PULPP SYSTEM 
For purposes of illustration a miiiimum PULPP system will bc described. 
'l2.e system (Figure 4) consists of only six LSI chips. Two memories a r e  re- 
quired. A read only memory is used for the prograin and a scratch pad inemoi-y 
is used for data storage. One buffer is required to establish programmed isola- 
tion between the PU1,PP gystpm and the outside wor!d. Three parallel proces- 
sors are used as a program counter, a shift counter and a central pl-Occssol~ 
unit. 
This non-trivial configuration can, for example, be prograaincd to simul- 
taneously Rum and store 6 unsigned 12 bit numbers, logarithniic 'ly compress 
their sum into 4 bits of data and 4 bits of oxponeiit, and output this rcsult in the 
pi:oper format to tlie telemetry linlc. The entire process rqquii*cs 16 instixctions 
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which are stored in the program memory. A new formatting scquence can be 
achieved by replacing the program inemory with another containing a different 
program. Such a 6 chip system can be used as an interface between an experi- 
ment and telemetry. The standby power of this system is less  than20 microwatts. 
Operating with a 10 microsecond interpret-execute cycle a power dissipation of 
less than 30 milliwatts can be expected. 
PULPP SYSTEM CONCEPT 
PULPP can be thought of as a data processing system having the ability to 
both expand and reconfigure by using either hardwire or  software. In less  so- 
phisticated applications where complex data reduction is not required, the PULPP 
system can be composed of only memory, parallel processing, and buffer arrays 
as previously described. In applications requiring priority interrupts and coni- 
plex computations these same 3 arrays would be needed in larger nuunbei-s. In . .  
addition, four special purpose LSI arrays a r e  iieeded to niaqage transfer and 
subroutine operations; nionitor; aclcnowledge, and mask out i n k l  rupts; and test 
for arithmetic conditions. These four arrays constitute the nucleus of advanced 
PULPP systein configurations around which i k n o r y  and processing capability 
\ ' I  
can expand as needed. This nucleus can manage random access memories ex- 
panded froin 16 words of both program and data up to 4096 words of each. Up to 
16 priority interrupt levels can be serviced. 
Programs for theoretical PULPP systems have been written to do  the tasks 
mentioned in reference 1 and 2 which include controlling the expcriment , 
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extracting parnmctertl from its raw data, and properly formatting thcsc param- 
eters for transmission over the telemetry liidc. Preliininary designs 01 such sys- 
tems indicate that a PULPP system containing only 48 LSI arrays a r e  rcquircd 
fo r  those esperimciits. Thcso 48 ai-rnys consist of 33 read only mci-nories, 5 
parallel processors, 3 scratch pad memories, 3 buffers and 4 special purpose 
arrays.  The standby power such a system would dissipate is IC, 7 than 200 mi- 
crowatts. 
sipation of 
Operating with a 10 microsecond interpret-execute cycle a power dis- 
around 250 milliwatts can be expected, 
SUllhlARY 
Spaceborne  d a t a  p r o c e s s i n g  s y s t e m s  s u c h  as PULPP w i l l  have  
i t s  i n i t i a l  i m p a c t  upon t h e  e x p e r i m e n t e r ,  s i n c e  i t  w i l l  be 
p o s s i b l e  f o r  h i m  t o  i n t e g r a t e  a programmable,  u l t r a - l o w  power 
compute r  i n t o  h i s  e x p e r i m e n t  p a c k a g e .  Such a c o m b i n a t i o n  w i l l  
e n a b l e  h i m  t o  e a s i l y  meet t h e  d a t a  f o r m a t  r e q u i r e m e n t s o f  t h e  
spacecraf t  e n c o d e r ,  and  t h e  a l l o t t e d  b i t  o u t p u t  p e r  e x p e r i m e n t .  
F u r t h e r m o r e ,  s h o u l d  e i t h e r  t h e  e x p e r i m e n t  o r  computer  f a i l ,  
t h e  i n t e g r i t y  of t h e  s p a c e c r a f t  and  i ts  m i s s i o n  as a whole 
w i l l  n o t  be j e o p a r d i z e d .  These three f u n c t i o n s  w i l l ,  there- 
fore, o f f e r  t h e  e x p e r i m e n t e r  u n p r e c e d e n t e d  o p p o i - t u n i t y  t o  
fly o n  many v a r i e d  s p a c e c r a f t  w i t h o u t  a l t e r i n g  h i s  computer 
except to change  t h e  prograni. 
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